



US Patent &amp; Trademark Office

[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)

 Search: ☒ The ACM Digital Library ☐ The Guide

+reuse +block +copy

SEARCH

THE ACM DIGITAL LIBRARY


[Feedback](#) [Report a problem](#) [Satisfaction survey](#)
Terms used **reuse block copy**

Found 13 of 106 searched out of 106.

Sort results by

relevance

[Save results to a Binder](#)[Try an Advanced Search](#)[Try this search in The ACM Guide](#)

Display results

expanded form

[Search Tips](#)☐ Open results in a new window

Results 1 - 13 of 13

Relevance scale ☐ ☐ ☐ ☐ ☐1 [Hardware reuse at the behavioral level](#)

Patrick Schaumont, Radim Cmar, Serge Vernalde, Marc Engels, Ivo Bolsens

June 1999 **Proceedings of the 36th ACM/IEEE conference on Design automation**Full text available: [pdf\(659.62 KB\)](#) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)2 [Improving superscalar instruction dispatch and issue by exploiting dynamic code sequences](#)

Sriram Vajapeyam, Tulika Mitra

May 1997 **ACM SIGARCH Computer Architecture News , Proceedings of the 24th annual international symposium on Computer architecture**, Volume 25 Issue 2Full text available: [pdf\(1.76 MB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Superscalar processors currently have the potential to fetch multiple basic blocks per cycle by employing one of several recently proposed instruction fetch mechanisms. However, this increased fetch bandwidth cannot be exploited unless pipeline stages further downstream correspondingly improve. In particular, register renaming a large number of instructions per cycle is difficult. A large instruction window, needed to receive multiple basic blocks per cycle, will slow down dependence resolution ...

3 [Mimic: a fast system/370 simulator](#)

C. May

July 1987 **ACM SIGPLAN Notices , Papers of the Symposium on Interpreters and interpretive techniques**, Volume 22 Issue 7Full text available: [pdf\(1.16 MB\)](#) Additional Information: [full citation](#), [abstract](#), [citations](#), [index terms](#)

Software simulation of one computer on another tends to be slow. Traditional simulators typically execute about 100 instructions on the host machine per instruction simulated. Newer simulators reduce the expansion factor to about 10, by saving and reusing translations of individual instructions. This paper describes an experimental simulator which takes the progression one step further, translating groups of instructions as a unit. This approach, combined with flow analysis, reduces the expansio ...

4 [Physical integrity in a large segmented database](#)

Raymond A. Lorie

March 1977 **ACM Transactions on Database Systems (TODS)**, Volume 2 Issue 1Full text available: [pdf\(1.12 MB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

A database system can generally be divided into three major components. One component

supports the logical database as seen by the user. Another component maps the information into physical records. The third component, called the storage component, is responsible for mapping these records onto auxiliary storage (generally disks) and controlling their transfer to and from main storage. This paper is primarily concerned with the implementation of a storage component. It considers ...

**Keywords:** checkpoint-restart, database, recovery, storage management

5 Active messages: a mechanism for integrated communication and computation

Thorsten von Eicken, David E. Culler, Seth Copen Goldstein, Klaus Erik Schauer

April 1992 **ACM SIGARCH Computer Architecture News , Proceedings of the 19th annual international symposium on Computer architecture**, Volume 20 Issue 2

Full text available:  pdf(1.40 MB)


Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

The design challenge for large-scale multiprocessors is (1) to minimize communication overhead, (2) allow communication to overlap computation, and (3) coordinate the two without sacrificing processor cost/performance. We show that existing message passing multiprocessors have unnecessarily high communication costs. Research prototypes of message driven machines demonstrate low communication overhead, but poor processor cost/performance. We introduce a simple communication mechanism,

6 Active messages: a mechanism for integrating communication and computation

Thorsten von Eicken, David E. Culler, Seth Copen Goldstein, Klaus Erik Schauer

August 1998 **25 years of the international symposia on Computer architecture (selected papers)**


Full text available:  pdf(1.47 MB)

Additional Information: [full citation](#), [references](#), [index terms](#)

7 Empirical evaluation of the CRAY-T3D: a compiler perspective

Remzi H. Arpaci, David E. Culler, Arvind Krishnamurthy, Steve G. Steinberg, Katherine Yelick

May 1995 **ACM SIGARCH Computer Architecture News , Proceedings of the 22nd annual international symposium on Computer architecture**, Volume 23 Issue 2

Full text available:  pdf(1.48 MB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Most recent MPP systems employ a fast microprocessor surrounded by a shell of communication and synchronization logic. The CRAY-T3D provides an elaborate shell to support global-memory access, prefetch, atomic operations, barriers, and block transfers. We provide a detailed empirical performance characterization of these primitives using micro-benchmarks and evaluate their utility in compiling for a parallel language. We have found that the raw performance of the machine is quite impressive and ...

8 Surpassing the TLB performance of superpages with less operating system support

Madhusudhan Talluri, Mark D. Hill

November 1994 **Proceedings of the sixth international conference on Architectural support for programming languages and operating systems**, Volume 29, 28 Issue 11, 5

Full text available:  pdf(1.50 MB)


Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Many commercial microprocessor architectures have added translation lookaside buffer (TLB) support for superpages. Superpages differ from segments because their size must be a power of two multiple of the base page size and they must be aligned in both virtual and physical address spaces. Very large superpages (e.g., 1MB) are clearly useful for mapping special structures, such as kernel data or frame buffers. This paper considers the architectural and opera ...

9 Depth-order point classification techniques for CSG display algorithms

Frederik W. Jansen

January 1991 **ACM Transactions on Graphics (TOG)**, Volume 10 Issue 1

Full text available:  [pdf\(4.54 MB\)](#)


Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#), [review](#)

Constructive Solid Geometry (CSG) defines objects as Boolean combinations (CSG trees) of primitive solids. To display such objects, one must classify points on the surfaces of the primitive solids with respect to the resulting composite object, to test whether these points lie on the boundary of the composite object or not. Although the point classification is trivial compared to the surface classification (i.e., the computation of the composite object), for CSG models with a large number of ...

10 Reducing instruction cache energy consumption using a compiler-based strategy

W. Zhang, J. S. Hu, V. Degalahal, M. Kandemir, N. Vijaykrishnan, M. J. Irwin

March 2004 **ACM Transactions on Architecture and Code Optimization (TACO)**, Volume 1 Issue 1

Full text available:  [pdf\(1.15 MB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

Excessive power consumption is widely considered as a major impediment to designing future microprocessors. With the continued scaling down of threshold voltages, the power consumed due to leaky memory cells in on-chip caches will constitute a significant portion of the processor's power budget. This work focuses on reducing the leakage energy consumed in the instruction cache using a compiler-directed approach. We present and analyze two compiler-based strategies termed as conservative and optim ...

**Keywords:** Leakage power, cache design, compiler optimizations

11 Circuit considerations for low power: The microarchitecture of a low power register file

Nam Sung Kim, Trevor Mudge

August 2003 **Proceedings of the 2003 international symposium on Low power electronics and design**

Full text available:  [pdf\(119.10 KB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

The access time, energy and area of the register file are often critical to overall performance in wide-issue microprocessors, because these terms grow superlinearly with the number of read and write ports that are required to support wide-issue. This paper presents two techniques to reduce the number of ports of a register file intended for a wide-issue microprocessor without hardly any impact on IPC. Our results show that it is possible to replace a register file with 16 read and 8 write ports ...

**Keywords:** instruction level parallelism, low power, out-of-order processor, register file, write queue

12 Energy efficiency in system design: Energy frugal tags in reprogrammable I-caches for application-specific embedded processors

Peter Petrov, Alex Orailoglu

May 2002 **Proceedings of the tenth international symposium on Hardware/software codesign**

Full text available:  [pdf\(649.65 KB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

In this paper we present a software-directed customization methodology for minimizing the energy dissipation in the instruction cache, one of the most power consuming microarchitectural components of high-end embedded processors. We target particularly the instruction cache tag operations and show how an exceedingly small number of tag bits, if any, are needed to compute the miss/hit behavior for the most frequently executed application loops, thus minimizing the energy needed to perform the tag ...

13 Database issues for event-based middleware: MJoin: a metadata-aware stream join operator

Luping Ding, Elke A. Rundensteiner, George T. Heineman

June 2003 **Proceedings of the 2nd international workshop on Distributed event-based systems**

Full text available:  pdf(229.21 KB) Additional Information: [full citation](#), [abstract](#), [references](#)

Join algorithms must be re-designed when processing stream data instead of persistently stored data. Data streams are potentially infinite and the query result is expected to be generated incrementally instead of once only. Data arrival patterns are often unpredictable and the statistics of the data and other relevant metadata often are only known at runtime. In some cases they are supplied interleaved with the actual data in the form of stream markers. Recently, stream join algorithms, like Sym ...

**Keywords:** Metadata, XML Stream, XQuery Subscription, constraint, join algorithms, optimization

Results 1 - 13 of 13

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2004 ACM, Inc.

[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)


Useful downloads:  [Adobe Acrobat](#)  [QuickTime](#)  [Windows Media Player](#)  [Real Player](#)



# IEEE Xplore®

RELEASE 1.8

Welcome  
United States Patent and Trademark Office


[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)
[Quick Links](#)
[» Search Results](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

Your search matched **4** of **1074479** documents.

A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** in **Descending** order.

### Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.



☐ Check to search within this result set

### Results Key:

**JNL** = Journal or Magazine   **CNF** = Conference   **STD** = Standard

#### 1 An analytical model for adaptive routing networks

*Ash, G.R.; Huang, B.D.;*

Communications, IEEE Transactions on , Volume: 41 , Issue: 11 , Nov. 1993  
Pages:1748 - 1759

[\[Abstract\]](#)   [\[PDF Full-Text \(1024 KB\)\]](#)   **IEEE JNL**

#### 2 A 50-ns CMOS 256 K EEPROM

*Ting, T.-K.J.; Chang, T.; Lin, T.; Jenq, C.S.; Naiff, K.L.C.;*

Solid-State Circuits, IEEE Journal of , Volume: 23 , Issue: 5 , Oct. 1988  
Pages:1164 - 1170

[\[Abstract\]](#)   [\[PDF Full-Text \(532 KB\)\]](#)   **IEEE JNL**

#### 3 A 16-channel CMOS neural stimulating array

*Tanghe, S.J.; Wise, K.D.;*

Solid-State Circuits, IEEE Journal of , Volume: 27 , Issue: 12 , Dec. 1992  
Pages:1819 - 1825

[\[Abstract\]](#)   [\[PDF Full-Text \(680 KB\)\]](#)   **IEEE JNL**

#### 4 Modular magnet current regulator [for CEBAF accelerator]

*Dobeck, N.; Burtner, G.; Garza, O.; LaMora, R.;*

Particle Accelerator Conference, 1989. 'Accelerator Science and Technology',  
Proceedings of the 1989 IEEE , 20-23 March 1989  
Pages:1905 - 1907 vol.3

[\[Abstract\]](#)   [\[PDF Full-Text \(148 KB\)\]](#)   **IEEE CNF**